TOP_ROLES/EU

Verified from career page · Posted 4mo ago

Fractile

DFT Engineer

Fractile · Silicon

Bristol

Mid-level Still listed after 4 months

SoftwarePython

Last seen 2h ago

Posted
4mo ago

Posted on 22 April 2026

Workplace
Not specified

Work model not stated

Salary
Not disclosed

Salary range not shared by the company

Visa sponsorship
Not specified

Visa sponsorship details unknown

DFT Engineer

About Fractile

Fractile was founded in 2022 on the bet that, eventually, the world’s most capable AI systems would be limited in their impact by the time taken to produce useful outputs. We bet everything on the logical conclusion: that the only way to truly unlock this latent value, to make speed viable at scale, was to radically re-invent the hardware that we run our frontier AI models on. Ever since, we have been building chips and systems that tackle this problem: how to efficiently generate output at thousands of tokens per second, while handling the complexity and capacity challenges of operating large models at very long contexts.

The workloads that push to the limits of the current frontier are already transformational; it is the technical and economic limits on inference speed that are constraining progress. The defining work of the 21st century will be marked by the engine of inference delivering immense and diffuse chains of intellectual inquiry, in drug discovery, in software engineering, in materials discovery, in any field where progress is driven by deep reasoning and intelligence to resolve complex problems.

Join the team implementing DFT for a large, multi-core AI accelerator ASIC. You will work on scan, ATPG, and memory test, contributing to a robust and scalable test solution while developing your expertise in advanced SoC design.

Key Responsibilities

Contribute to the DFT architecture of a multi-core AI accelerator SoC

Drive integration of DFT tools into the EDA flow

Implement scan insertion, compression, and test logic

Generate and analyze ATPG patterns for structural faults

Support MBIST implementation for embedded memories

Work with physical design to ensure clean scan chain implementation and timing closure

Develop scripts and automation to improve DFT workflows

Support silicon bring-up, debug, and test analysis

Work with test and product engineering teams to bring up and debug ATPG patterns on ATE, supporting production test and yield ramp

Required Experience

Degree in Electrical Engineering, Computer Engineering, or similar

Experience in DFT, digital design, or related ASIC development

Good understanding of scan, ATPG, memory BIST and digital test concepts

Familiarity with mainstream EDA tools

Scripting skills (Python, Tcl, or similar)

Profile

Eager to learn and grow in DFT and large-scale ASIC design

Detail-oriented and comfortable working with complex systems

Collaborative and responsive in a fast-moving team

How we work

Ownership and execution: you will have full agency to drive your work forward

Rapid iteration: we all work directly with top leadership to move from idea to hardware on ambitious timelines

Full-stack engagement: hardware, software, silicon, and modelling teams all work closely together to create a product with generational impact

Optimistic and pragmatic: we possess the will to win, and to do the hard work to get us there

Team player mentality: the mission is bigger than any of us, and we have the curiosity and technical focus to see the best idea shipped, no matter who’s it is

What We Offer

Competitive salary: A competitive salary reflective of your experience and the specialist nature of the role.

Equity & Ownership: meaningful equity so everyone shares in the value creation.

Benefits: Private Medical, Dental and Vision, Contributory Pension, 25 Days holiday plus bank holidays and Life/Critical Illness Insurance.

Diverse & fun office: we believe the hardest problems get solved by the broadest range of minds. We are committed to Equal Employment Opportunity through attracting and retaining a diverse team and building an inclusive environment.

Fractile is seeking to increase the clock speed of global progress, one chip at a time. We’ve recently raised $220M from investors including Founders Fund and Accel and our most important work lies ahead. Join us!

Export controls

Our work involves technologies subject to UK, US and other international export control regulations. Certain roles may require additional eligibility checks to ensure compliance with applicable law. We'll be transparent about this throughout the hiring process.

About Fractile

Fractile is designing in-memory inference silicon, split between Bristol and London. Almost the whole board is engineering, and unusually for this list it is half embedded and hardware: chip bring-up, firmware and the software stack on top. Pre-revenue deep tech, with the risk that implies.

Apply at Fractile ↗

Similar roles

  1. Infrastructure Engineer (Linux) Fractile Silicon London DevOps & SRELinuxAnsibleBash / Shell +4 AI-native Not disclosed Visa: Not specified 5d ago
  2. Product & Yield Engineer (Data-focused) Fractile Manufacturing Operations London Software AI-native Not disclosed Visa: Not specified 5d ago
  3. Product & Yield Engineer (Data-focused) Fractile Manufacturing Operations Bristol SoftwarePythonSQL AI-native Not disclosed Visa: Not specified 5d ago
  4. DRAM Product Engineer Fractile Hardware Test Bristol Software AI-native Not disclosed Visa: Not specified 1mo ago
  5. Engineering Manager - Compilers Fractile Software London Engineering managementC++LLM / GenAI AI-native Not disclosed Visa: Not specified 1mo ago
  6. Developer Experience / DevEx Fractile Software London SoftwareC++CUDALLM / GenAI +3 AI-native Not disclosed Visa: Not specified 1mo ago