Verified from career page · Posted 2w ago

Ericsson

Synthesis Engineer

Ericsson · 76 Product Development

Sweden

Mid-level

SoftwareGitLinuxPerlPythonVerilog / VHDL

Last seen 3h ago

Posted
2w ago

Posted on 11 September 2026

Workplace
On-site

Work model: On-site

Salary
Not disclosed

Salary range not shared by the company

Visa sponsorship
Not specified

Visa sponsorship details unknown

Join our Team

About this opportunity:

Join Ericsson’s cutting-edge journey to shape the future of 5G networks! As an ASIC Synthesis Engineer, you’ll work on pioneering digital ASIC designs vital to Ericsson’s mobile network infrastructure. Our team, responsible for the final critical stage of chip design before fabrication, thrives on Lean and Agile principles, promoting close collaboration, daily progress-sharing, and continuous improvement. If you’re passionate about advanced technology and ready to make a meaningful impact in telecom, this role is crafted just for you.

At Ericsson, we support your growth, offering opportunities to advance your skills while contributing to game-changing 5G/6G technologies. Here, you’ll find a supportive, innovative environment focused on quality, teamwork, and career development. Join us and help shape the future of telecom!

What you will do:

Engage in all backend development tasks, including synthesis, constraints development, equivalence checking, and place-and-route to deliver high-quality digital ASICs.

Run Static Timing Analysis, timing sign-off, and optimize timing/area/power using Synopsys tools (Design Compiler, PrimeTime, ICC2/FC/Innovus).

Work extensively with EDA tools and develop scripts (Python, TCL, Linux Shell) to automate processes and enhance project efficiency.

Drive innovations in low-power design using UPF and provide input on physical implementation and floor planning.

Collaborate with cross-functional teams in a supportive, knowledge-sharing environment, ensuring seamless integration and execution.

The skills you bring:

Expertise in backend development, specialising in synthesis, STA, and power optimisation in semiconductors. 5+ years of development experience through multiple successful ASIC tape-outs.

Hands-on Knowledge and proficiency in EDA tools (Synopsys Design Compiler, Fusion Compiler, PrimeTime, ICC2/Innovus, Formality/LEC ) for timing, area, power closure on advanced technology nodes.

Proficiency in scripting languages (Python, Perl, TCL, and Linux Shell) to automate and streamline workflows.

Comfortable in UNIX/Linux environments, essential for efficient and effective backend operations.

Commitment to Quality is a keen eye for detail and experience maintaining high standards in complex, high-impact projects.

Extensive experience in low-power design techniques, including UPF application and VHDL/System Verilog for RTL2GDS flows.

Looking for a skilled professional experienced in crafting timing constraints to effectively manage and control the timing aspects of complex design projects.

A collaborative mindset with a strong focus on innovative solutions and continuous improvement in fast-paced environments.

Solid communication skills, able to explain technical topics clearly and collaborate effectively across teams.

Bonus Skills:

It is nice to have experience in leading technical teams and working with Multi/Many-Core CPU architectures.

Proficient in Clear Case, Git, and Synopsys tools like Spyglass, Design Compiler, and Formality for optimised backend development.

Familiarity with mobile communication standards, telecom, floor planning, and physical implementation to enhance ASIC design effectiveness.

Why join Ericsson?At Ericsson, you´ll have an outstanding opportunity. The chance to use your skills and imagination to push the boundaries of what´s possible. To build solutions never seen before to some of the world’s toughest problems. You´ll be challenged, but you won’t be alone. You´ll be joining a team of diverse innovators, all driven to go beyond the status quo to craft what comes next.

What happens once you apply?Click Here to find all you need to know about what our typical hiring process looks like.Encouraging a diverse and inclusive organization is core to our values at Ericsson, that's why we champion it in everything we do. We truly believe that by collaborating with people with different experiences we drive innovation, which is essential for our future growth. We encourage people from all backgrounds to apply and realize their full potential as part of our Ericsson team. Ericsson is proud to be an Equal Opportunity Employer. learn more.

Primary country and city: Sweden (SE) || Lund

Req ID: 790594

About Ericsson

Ericsson's European engineering spreads across Budapest, Stockholm, Kraków and Reading. Telecom infrastructure at global scale — Stockholm carries the founding engineering culture, Budapest and Kraków the larger current headcount.

Apply at Ericsson

Similar roles

  1. Master Thesis: Quality of Service for AI Token Traffic in 6G Networks New On-site Ericsson 75 Technology & Research Stockholm Machine learningC++LLM / GenAIPython High-growth Not disclosed Visa: Not specified yesterday
  2. Developer New On-site Ericsson 76 Product Development Stockholm SoftwareCI/CDC++Distributed systems +3 High-growth Not disclosed Visa: Not specified yesterday
  3. Master Thesis: AI-Assisted Integrated Data Center Design for Telecom Core Systems New On-site Ericsson 76 Product Development Stockholm Machine learning High-growth Not disclosed Visa: Not specified yesterday
  4. PRO members only Pro Internship
  5. Master Thesis: Hidden Lifecycle Costs, Portfolio Evolution and Circular Value through Advanced Anal New On-site Ericsson 83 Supply & Logistics Stockholm OperationsPythonSnowflakeSQL +1 High-growth Not disclosed Visa: Not specified yesterday
  6. Master Thesis: AI-Assisted Verification of Production Test Results New On-site Ericsson 76 Product Development Sweden Machine learningPython High-growth Not disclosed Visa: Not specified yesterday
659 more roles like this. Open the board →